Abstract-This paper presents an analogue integrated circuit implementation of a cortical neuron model. The VLSI chip prototype has been implemented in a 0.35 µm CMOS technology. The single neuron cell has a compact layout and very low energy consumption, in the range of 9 pJ per spike. Experimental results demonstrate the capability of the circuit to generate a realistic spike shape and a variety of spiking and bursting firing patterns. The models of various cortical neuron types are obtained in a single circuit, through the adjustment of two biasing voltages, making the circuit suitable for applications in reconfigurable neuromorphic devices that implement biologically plausible spiking neural networks.
I. INTRODUCTION
Recently, there has been an increasing research interest in developing computing architectures inspired by biology, in particular based on the models of the animal nervous system [1] [2] [3] [4] [5] [6] [7] . In addition to high-level features such as ability to perform complex pattern recognition and motor control, autonomous learning, adaptability etc. also the low-level features, such as robustness against noise and fault tolerance, make the brain-inspired system an attractive alternative computing model which could be appropriate for designing systems in contemporary and future integrated circuit technologies.
The study of the brain reveals that cortical neurons are diverse in their behaviour and many neuron types have been identified, based on electrophysiological characterisations [8] [9] [10] [11] . Hence, in addition to the structural complexity of the network, the heterogeneity of neuronal responses and their complex non-linear oscillatory nature has made it a difficult and challenging task to build large-scale massively parallel VLSI networks that closely resemble the circuits of the cortex. While it remains an open question, at which level of abstraction neural circuits should be modeled to yield a practical computational architecture, the implementation of basic cells, capturing temporal dynamics exhibited by spiking neurons, has been a subject of on-going research interest [12] [13] [14] [15] [16] [17] [18] [19] . Table I summarizes properties of various implementations found in the literature. Silicon area needed to implement the circuitry is an important consideration for VLSI design, and while the direct comparisons are difficult without considering implementation details, we have included transistor count as an indication of the overall circuit area requirements. The Integrate and Fire (I&F) neuron cells typically use approximately 20 transistors to implement an adaptive neuron [12] [13] . More realistic circuits, implementing conductancebased neuron models have been reported in the literature [14] [15], however, these circuits use a larger number of transistors. Several other implementations have been proposed [16] [17] [18] [19] [20] that are based on mathematical models that capture some of the features of the neuron's oscillatory behaviour. In [21] we have proposed a novel circuit model, which allows the implementation of a cortical neuron using only 14 transistors. The spiking shape produced by the circuit is biologically plausible, and a variety of spiking patterns such as regular spiking, fast spiking, low threshold spiking, intrinsic bursting, chattering etc. can be obtained. In this paper, we report the results obtained from the integrated circuit implementation of the proposed neuron circuit. The circuit is briefly introduced, the chip design is overviewed, and experimental results are presented and discussed. 
II. THE CIRCUIT
The proposed circuit is loosely based on the Izhikevich neuron model [11] , which uses two differential equations and a reset mechanism to generate the required oscillatory behaviour. In our model, we have replaced the simple mathematical equations with ones more suitable for implementation using CMOS technology, exploiting the underlying nonlinear characteristics of MOS transistors to implement the neuron using as few transistors as possible. The circuit is presented in Figure 1 . The implemented neuron model consists of two state variables: "membrane potential" (V) and "slow variable" (U), that are represented by voltages across capacitors Cv and Cu respectively. The circuit comprises three functional blocks: membrane potential circuit, slow variable circuit and comparator circuit (the transistors M1 and M2 are shared by the membrane potential and slow variable circuits). In the membrane potential circuit, the capacitor C V integrates the postsynaptic input current, plus internal currents which depend on the state of the cell. Similarly, in the slow variable circuit the capacitor C u integrates the currents that non-linearly depend on U and V. The comparator detects the spike and generates pulses (V A and V B ) that perform the after-spike reset. Various spiking and bursting firing patterns are obtained by tuning two voltage parameters, V c and V d , which control the reset mechanism. A more detailed explanation of the circuit behaviour, circuit analysis using phase plane dynamics and mathematical equations of the model are provided in [22] .
III. INTEGRATED CIRCUIT IMPLEMENTATION
To experimentally verify the behaviour of our neuron cell we have designed an integrated circuit, fabricated in a 0.35µm CMOS technology. The chip contains 202 neuron cells, with varied circuit parameters (transistor sizes and capacitances) to confirm the simulation results related to transistor scaling and variability [21] . A microphotograph showing the chip layout, as well as individual cells is shown in Figure 2 . The purpose of the chip was to experimentally verify the spiking behaviour of a single cell, and thus the cells are individually accessible and do not form any network. In addition to the neuron cells the chip contains required multiplexers, buffers and simple synaptic circuitry to generate excitatory and inhibitory postsynaptic currents. The different neurons are provided with three different types of output buffers to feed the membrane potential signal to the output pads, These types include single stage buffering with two nMOSFETs, double stage buffering with two nMOSFETs and operational amplifier buffering. The circuit also contains a multiplexing unit that selects one neuron at a time. Some cells are designed with an additional external membrane potential resetting circuit using a single transistor. All the experimental results presented in the following sections are taken from a single neuron cell, and its circuit parameters are:
IV. EXPERIMENTAL RESULTS
The synaptic input was applied to the circuit using a pulse generator, and the biasing parameters were set using programmable voltage supplies. The membrane potential waveforms (buffered using on-chip operational amplifiers) were recorded using a digitising oscilloscope. Figure 3 shows different responses of the circuit to a postsynaptic input current step of 0.1µA and their respective parameters of the tuning voltages V c and V d are provided in Figure 4 . The circuit mimics various types of cortical neuron firing patterns: chattering, (CH), intrinsic bursting (IB), low-threshold spiking (LTS), fast spiking (FS) and regular spiking (RS). Brief definitions of each of these firing patterns are presented in [22] . It should be noted that the circuit does not operate in biological real-time, but on approximately 10 4 faster time scale. For comparison purpose, scaled time domain is considered in order to adopt biological classifications methods given in [8] . The classification of spiking and bursting firing patterns using inter-spike interval histograms obtained from the simulations was presented in [21] , frequency of spiking and the accommodation (spike frequency adaptation index) were used to further classify these neurons.
The adaptation index measures the accommodation of the firing pattern, i.e. the progressive decrease in firing frequency despite the maintained depolarization. The adaptation index is calculated as 100×(1-Fad/F1), where F1 corresponds to the firing rate of the first inter-spike interval and Fad is the adapted firing rate [8] . The approximate values of delay ( t) between the start of the supra-threshold current injection and the first spike of the spike train, adaptation index and frequency of spiking values for each of RS, LTS and FS type firing patterns are provided in Table II . -2  13  13  70  RS-1  RS1-3  12  24  130  RS-1  RS1-4  16  22  51  RS-1  RS2-1  15  35  65  RS-2  RS2-2  14  44  90  RS-2  RS2-3  14  72  190  RS2  LTS1  9  72  300  LTS  LTS2  8  65  480  LTS  FS1  4  21  220  FS  FS2  3  22  280  FS  FS3  1  4  400  FS  FS4  <1  2  1000  -FS5  14  22  5500  FS  FS6  16  35  6300  FS *Delay between the start of the supra-threshold stimuli and the initial spike It can be seen that all the firing patterns across V d =0V are weak-accommodating resulting in either RS1 [9] or FS type firing patterns. The FS4 type neuron continues its spiking even after the supra-threshold current is removed, however, it shuts if the inhibitory postsynaptic current is provided. The [21] .
Depending on the type of the firing pattern, the power consumption of a cell can vary between 0.1-60µW and is approximately proportional to the average spiking frequency. The energy per spike provides a figure of merit that allows a fair comparison of power consumption with respect to the circuit's computational performance. In our circuit the energy consumption per spike is 8.5-9.0 pJ (value obtained via postlayout simulations). For comparison, the I&F circuit described in [13] consumes 3-15 nJ/spike. The high energy efficiency of our implementation is a result of the higher operating frequency, biasing with low dc currents, and the circuit topology that minimizes the current paths that do not directly contribute to the implementation of the circuit dynamics (i.e. charging and discharging of C u and C V [22] ). However, it has to be remembered that a complete neural system will need to include synapse models and spike communication mechanisms, which are likely to dominate the energy requirements. It can be also noted, for comparisons, that a simulation of the Izhikevich neuron [11] on a conventional digital hardware platform consumes somewhere in the range of 1 µJ per spike.
V. CONCLUSION
We have presented an integrated circuit implementation of a compact 14-transistor CMOS cortical neuron circuit. It has been verified experimentally that the circuit is capable of generating many types of cortical neuron behaviour, with diversity similar to that of biological neuron cells. The circuit provides a simple, compact and easily configurable universal cortical neuron, with potential applications in the development of massively parallel analogue VLSI neuromorphic chips that closely resemble the circuits of the neocortex.
